

#12
vButt

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Tsuyoshi TAMURA

Group Art Unit: 2674

Application No.: 09/911,409

Examiner: K. Nguyen

Filed: July 25, 2001

Docket No.: 110195

For: RAM-INCORPORATED DRIVER, AND DISPLAY UNIT AND ELECTRONIC
EQUIPMENT USING THE SAME

REQUEST FOR RECONSIDERATION

RECEIVED

DEC 30 2003

Technology Center 2600

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450


Sir:

In reply to the Office Action dated October 24, 2003, reconsideration of the rejection is respectfully requested. Claims 1-19 remain pending in this application.

The Office Action rejects claim 1 under 35 U.S.C. §102(e) over U.S. Patent No. 6,340,959 to Inamori. Applicant respectfully traverses the rejection.

In particular, Applicant submits that Inamori fails to disclose or suggest a RAM-incorporated driver that drives a display section based on still image data and moving image data, the RAM-incorporated driver comprising, inter alia, first and second bus lines that transfer the still image data and the moving image data, respectively and a RAM that stores the still image data and moving image data transferred through the first and second bus lines, as recited in independent claim 1.

Inamori teaches a display control circuit which is capable of display driving a liquid crystal display device as well as display driving an external television receiver or other analog



display device. The Office Action alleges that Inamori teaches a display section including a first and second bus lines transferring still image data and moving image data respectively. However, Inamori makes no distinction between still image data and moving image data. Lines PXCLK, Vsync and Hsync are control signals being sent to the TV signal encoder 24 and 6-bit RGB image signal is also sent to the TV signal encoder. Signal lines CLK, GSP, SPS LPCLS, REV and REVVO are also all control signals. The 6-bit RGB signal is also sent to the liquid crystal display device as image data. However, nowhere in Inamori is there a distinction made between a transfer still image data and moving image data such that still image data and moving image data are transferred on separate bus lines. Therefore, Applicant respectfully submits that claim 1 is patentable over Inamori on the basis of this distinction. Dependent claim 2 is likewise patentable over Inamori for at least the same reasons as claim 1. Accordingly, Applicant respectfully request that the rejection of claims 1 and 2 under 35 U.S.C. §102(e) based on Inamori be withdrawn.

The Office Action rejects claims 3 and 6 under 35 U.S.C. §102(e) as unpatentable over EP 0852371 to Akimoto et al. Applicant respectfully traverses the rejection.

In particular, Applicant submits that Akimoto fails to disclose or suggest a RAM-incorporated driver that drives a display section, based on a command from an external MPU, and still image data and moving image data, the RAM-incorporated driver comprising, *inter alia*, a first bus line that transfers the still image data from the external MPU, a second bus line that transfers the moving image data from the external MPU, a RAM that stores the still image data and moving image data, a first column address control circuit that specifies a column address in the RAM for writing the still image data and a second column address control circuit that specifies a column address in the RAM for writing the moving image data, as recited in claim 3.

Akimoto teaches an image display device including image data input means which can input at least one moving image data and at least one still image data into the image display part at different frame rates. The image display device of Akimoto teaches a first bus line that transfers still image data and a second bus line that transfers moving image data. However, Akimoto only discloses a single RAM 6 for storing still image data. Moving image data flows directly from the moving image decoder 3 to the write signal generating circuit 17 to be displayed in the pixel display area 18. Thus, Akimoto fails to teach a RAM that stores still image data and moving image data. Moreover, Akimoto fails to teach a second column address control circuit that specifies a column address in the RAM for writing the moving image data. Therefore, Applicant respectfully submits that claim 3 is patentable over Akimoto because of this distinction. Claim 6 is patentable over Akimoto for at least the same reasons as claim 3. Accordingly, Applicant respectfully request that the rejection of claims 3 and 6 under 35 U.S.C. §102(e) be withdrawn.

The Office Action rejects claims 4 and 7 under 35 U.S.C. §103(a) over Akimoto et al. in view of U.S. Patent No. 5,712,652 to Takasugi; rejects claims 5 and 8 under 35 U.S.C. §103(a) as unpatentable over Akimoto et al. in view of Takasugi and further in view of Inamori; rejects claims 9, 10 and 17 under 35 U.S.C. §103(a) over Inamori in view of U.S. Patent No. 6,137,466 to Moughanmi et al.; rejects claims 11 and 14 under 35 U.S.C. §103(a) over Akimoto et al. in view of Moughanmi et al.; rejects claims 12 and 15 under 35 U.S.C. §103(a) over Akimoto et al. in view of Takasugi and further in view of Moughanmi et al.; rejects claims 13 and 16 under 35 U.S.C. §103(a) over Akimoto et al. in view of Takasugi and Inamori and further in view of Moughanmi et al.; and rejects claims 18 and 19 under 35 U.S.C. §103(a) over Inamori in view of Moughanmi et al. Applicant respectfully traverses the rejections.

In particular, Applicant respectfully submits that neither Takasugi nor Moughanmi et al. supply the deficiencies of either Inamori or Akimoto et al. with respect to independent claims 1 and 3. Thus, Applicant respectfully submits that claims 4, 5 and 7-19 are patentable over the combination of applied references for at least the same reasons as claims 1 and 3 are patentable over Inamori and Akimoto et al., respectively. Accordingly, Applicant respectfully request that the rejection of the claims under 35 U.S.C. §103(a) be withdrawn.

In view of the foregoing, it is respectfully submitted that this application is in condition for allowance. Favorable reconsideration and prompt allowance of claims 1-19 are earnestly solicited.

Should the Examiner believe that anything further would be desirable in order to place this application in even better condition for allowance, the Examiner is invited to contact the undersigned at the telephone number set forth below.

Respectfully submitted,



James A. Oliff
Registration No. 27,075

Phillip D. Mancini
Registration No. 46,743

JAO:PDM/ccs

Date: December 29, 2003

OLIFF & BERRIDGE, PLC
P.O. Box 19928
Alexandria, Virginia 22320
Telephone: (703) 836-6400

**DEPOSIT ACCOUNT USE
AUTHORIZATION**

Please grant any extension
necessary for entry;
Charge any fee due to our
Deposit Account No. 15-0461